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Abstract: Scientific applications are still getting more complex, e.g. to improve their accuracy
by taking into account more phenomena. Moreover, computing infrastructures are continuing their
fast evolution. Therefore, software engineering is becoming a major issue to achieve easiness of
development, portability, simple maintenance, while achieving high performance. Software com-
ponent model is a promising approach, which enables to manipulate the software architecture of
an application. However, existing models do not capture enough resource specificities.
This paper proposes a low level component model (L2C) that supports directly native connectors
such as MPI, shared memory and method invocation. L2C is intended to be used as a back
end by a “compiler” (such as HLCM) to generate an application assembly specific to a given
machine. This paper shows on a typical domain decomposition use case that L2C can achieve
the same performance as native implementations, while gaining benefits such as enabling resource
specialization capabilities.
Key-words: HPC, Component, Software Architecture, L2C, Grid’5000, Domain decomposition
Un mode`le de composant logiciel de bas niveau permettant
la spe´cialisation d’applications haute performance
en fonction des ressources
Re´sume´ : Les applications scientifiques continuent de devenir de plus en plus complexes, par
exemple pour ame´liorer leur pre´cision en inte´grant davantage de phe´nome`nes a` simuler. Par ailleurs, les
infrastructures de calcul continuent leur rapide e´volution. Ainsi, l’inge´nierie logicielle devient un de´fi tre`s
important afin de permettre une facilite´ de de´veloppement, la portabilite´ des codes, et une maintenance
acceptable tout en permettant de hautes performances. Les mode`les de composants logiciels offrent une
approche prometteuse en permettant de manipuler l’architecture logicielle d’une application. Cependant,
les mode`les existant ne permettent pas de capturer suffisamment les spe´cificite´s des ressources de calcul.
Cet article propose un mode`le de composant logiciel “bas niveau” (L2C) qui permet l’inte`gration native
de connecteurs tels que MPI, la me´moire partage´e ou l’invocation de me´thode. L2C est destine´ a` eˆtre
utilise´ en tant que langage de sortie d’un “compilateur” (tel que HLCM) ge´ne´rant un assemblage d’une
application spe´cifique a` une machine et a` une exe´cution. Cet article montre sur un cas d’e´tude typique
de de´composition de domaines que L2C permet d’atteindre les meˆme performances que les applications
natives, tout en offrant des possibilite´s d’optimisation par rapport aux capacite´s des ressources.
Mots-cle´s : HPC, Composant, Architecture logicielle, L2C, Grid’5000, De´composition de domaines
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1 Introduction
Scientific applications require more and more com-
puting power to simulate an increasing number
of phenomena with increased accuracy. Comput-
ing power is provided by parallel hardware re-
sources such as super-computers, clusters of nodes
with multi-core CPUs, GPUs, etc. On one hand,
these various parallel hardware architectures do of-
fer very distinct features when it comes to memory
models or support for communications, for exam-
ple. This means that in order to obtain high perfor-
mance, codes have to be specifically optimized for a
targeted hardware. On the other hand, the imple-
mentation and validation of codes by specialists of
the simulated domain is an expensive process. This
means that once written, codes tend to be adapted
and reused on different hardware and in different
applications. Without careful attention, these vari-
ations of the codes tend to be maintained indepen-
dently with very limited code sharing between them
which leads to duplication of efforts. This could be
avoided by using a suitable programming model to
enable adaptation to various hardware while allow-
ing reuse of the non hardware specific codes.
A common approach is to use a wrapping lan-
guage around computation intensive kernel. Ex-
amples of wrapping languages are C++ or Python.
However, these imperative languages have been
shown to have drawbacks when dealing with large
codes, in particular with respect to code re-use,
maintenance, and code evolution [1]. This has
led the conception of a new approach for software
development: component-based software engineer-
ing [1] that aims at avoiding these drawbacks. It
focuses on the decoupling of the various aspects of
an application into independent components with
clearly identified points of interaction. This could
be used to implement the separation of concerns be-
tween domain specific codes and hardware specific
codes.
While software components offer many advan-
tages, their use in High Performance Computing
(HPC) is not as widespread as one could expect.
One reason seems to be that some models intro-
duce overheads at runtime that are not acceptable
in HPC while other models do not offer the level of
abstraction that would allow to adapt applications
to distinct hardware resources.
This paper proposes the Low Level Components
(L2C), a component model close to hardware ab-
stractions. It aims to be easily extensible to in-
tegrate distinct HPC hardware resources. The
current version supports without overhead interac-
tions such as native method call (C++ and soon
fortran), MPI, and remote method invocation
(Corba).
As L2C aims to be very close to machine abstrac-
tions, it does not provide an adequate programming
model for developing applications: it should not be
directly used by a programmer. L2C is intended to
be used as a target model by a compiler. For exam-
ple, we use L2C in conjunction of High Level Com-
ponent Model (HLCM) [2]. HLCM is an abstract
component model that supports hierarchy, generic-
ity, connectors, and component and connector im-
plementation choice. Being abstract, HLCM needs
a transformation process to generate a concrete ap-
plication. During this phase, resource specificities
can be taken into account.
However, before developing optimization algo-
rithms for such a compiler, the question this paper
aims to answer is whether L2C can provide high
enough performances and to studies which kinds
of L2C assemblies are well suited for various kinds
of resource infrastructures. This evaluation is per-
formed on a well known discrete differential equa-
tion approach, the heat equation using the Jacobi
method.
The remaining of the paper is organized as follow:
Section 2 presents the background and the related
work while Section 3 describes L2C. Section 4 ana-
lyzes how L2C can be used to efficiently implement
multiple variations of a benchmark Jacobi applica-
tion on various hardware resources while Section 5
experimentally evaluates some metrics such as code
reuse, performance, overhead and complexity. The
applicability of the approach to a real world appli-
cation is discussed in Section 6. Section 7 concludes
the paper.
2 Background
This section introduces some challenges for the pro-
gramming models of high performance computing
applications and analyzes related work.
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2.1 Programming Model Challenges
Scientific applications offer a complex challenge
from a programming model point of view. Firstly,
they require high computing power, which means
that the programming model should introduce as
little overhead as possible and that fine tuning is
needed to take advantage of the hardware used to
execute them. Secondly, their long life cycle means
that they will very likely run on a wide range of
parallel architectures ranging from supercomput-
ers to clusters of NUMA nodes but also to future
generation hardware not yet designed. Moreover,
specialists of the simulated domain are usually not
parallel computer experts.
For example, many real world phenomena can be
simulated by the resolution of partial differential
equations. A common approach is to use the finite
difference method that offers a good spatial and
temporal locality. It is usually parallelized using
a decomposition of the spatial domain into subdo-
mains, where each subdomain is assigned to a com-
puting core. The computation iterates over time
and the value of each subdomain is computed based
on the value of this subdomain and its neighbors at
the previous iteration.
However, many variations of the hardware can
impact the performance of the application such as
the number of cores, their computing power and
their amount of memory. Another variation con-
cerns the interconnection between these cores, with
shared memory or via a network, the affinity be-
tween memory banks and cores [3] and the network
topology.
These hardware variations require adaptations
of the application to provide high performance.
For example, for an application based on domain
decomposition as previously introduces, the num-
ber of threads, the subdomains they handle and
their placement on computing cores have to be cho-
sen. Communications methods must also be cho-
sen. They can include implicit memory sharing
with synchronization, in-memory copy or message
passing over a high speed network or a wide area
network. The most efficient approach for a par-
ticular configuration may require a combination of
several methods.
In order to support these variations, a program-
ming model should ease the adaptation of applica-
tions to various hardware resources with the high-
est possible degree of reuse between versions, while
not impacting performance or ease of development.
This means that the model should support the sep-
aration of concern between the development of sim-
ulated domain specific code and optimizations for
the various hardware architectures. The next sub-
section presents how existing programming models
handle the separation of concern, performance and
ease of development.
2.2 Existing programming models
Infrastructure specialized models A very
common programming model for parallel applica-
tions is the use of a message passing library such as
MPI [4]. Such a library offers a quite low level of
abstraction to the developers but for collective op-
erations. However, MPI assumed a flat and homo-
geneous network model between processes. Thus,
complex strategies have to be designed to adapt an
application to hardware [5] with few possibilities to
let an application self-adapt to resources [6].
A second common programming model is multi-
threading which enables to efficiently make use of
shared memory multi-core machines. Synchroniza-
tion primitives such as POSIX Threads [7] also of-
fer a level of abstraction very close to the hardware.
Although there is many research work, there is not
yet a standard for managing memory placement.
As multithreading programming is difficult and er-
ror prone, many developers adopt a higher level
language such as OpenMP [8]. From the point of
view of the domain code developer, an OpenMP
parallel program may look like similar to its se-
quential counterpart. In the case of the domain
decomposition code, it consists in adding a few an-
notations to the code to let the loops that iterate
over the domain be parallel and to control the de-
gree of parallelism.
As one of the main computing infrastructures
is interconnected multicore machines, applications
based on MPI and OpenMP is an active field of
research. MPI and OpenMP support two comple-
mentary models of parallelism. It must however
be noted that both models require modifications
waved with the domain code.
Thus, depending on the targeted machine, ap-
plications need quite a large effort to be adapted
to MPI, Pthreads, OpenMP, or a mixed of these.
This has even become worst with the advent of
Inria
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GPGPUs that add another programming model,
usually Cuda or OpenCL or now OpenACC.
However, some work aims to transparently handle
GPGPU through OpenMP [9].
Infrastructure agnostic models Some paral-
lel programming models such as Charm++ [10] or
more generally Partitioned Global Address Space
(PGAS) languages such as UPC or Co-Array for-
tran [11] aim at offering a model that is able
to compile and execute on various infrastructures.
While this goal seems to be reached, it lacks a sim-
ple model for code reuse and maintenance [1]: they
do not offer any mechanism to deal with the archi-
tecture of an application.
Software Component Models Software com-
ponent models have been seen as an improve-
ment over object oriented programming as they
enable to manage the architecture of an appli-
cation [1]. Many large sequential codes such as
Eclipse (OSGi [12]), Firefox (XPCOM [13]) or
OpenOffice (UNO [14]) are based on component
models. Similarly, there are specialized models for
distributed computing such as the Corba Com-
ponent Model (CCM) [15] or the Grid Component
Model (GCM) [16]. These models support decom-
position of applications as independent components
that interact through a set of well defined inter-
faces.
However, these models only enable to describe
a concrete component assembly, i.e. an assembly
where all components are primitive and so also con-
nections between them. GCM provides some sup-
ports for adaptability by enabling to control the
mapping between abstract component containers
and runtime containers [16]. Therefore, it enables
the optimization of the placement of components
on available resources. Another issue is that to be
portable most of these models usually fix the kinds
of supported interactions: usually they only sup-
port remote method invocation (RMI) with some
support for heterogeneity, such as OMG IDL for
CCM. However, it adds unnecessary overhead for
components written with the same programming
language and collocated within the same process,
for example.
To satisfy the constrains of HPC applications,
dedicated models have been proposed. A well-
known model is the Common Component Archi-
tecture (CCA) [17]. Some implementations such
as Ccafeine have been conceived as process-local
(i.e. without network transparency) in order to
minimize runtime overhead. Support for inter-
language calls is provided by the Babel library
that is used for inter-components interactions.
When support for remote method invocations in
addition to inter-language calls has been added
to Babel it has made its way into Ccafeine.
Though quite small, Babel still introduces over-
heads for calls between components located within
the same process that limit the granularity of
Ccafeine components. For parallelism oriented
interactions, CCA components are expected to rely
on external models such as MPI, but it does not ap-
pear in the interface of components. Thus, it does
not help a lot to adapt an application to various ma-
chines as parallelism support is basically the same
as with a pure MPI approach.
Analysis Models or API such as OpenMP, MPI
and their combinations can be well suited for a
specific kind of hardware respectively. Component
models offer an interesting approach to let applica-
tions be adaptable. However, existing component
models either imply too much overhead at execu-
tion for HPC applications or do not offer enough
abstraction to let application be efficiently adapted
to different hardware resources.
3 Low Level Component
Model (L2C)
An application can make use of various kinds of in-
teractions that range from local method calls to in-
teractions with language and network transparency
such as MPI or Corba and intermediate choices in
term of overhead and functionality such as Babel.
The choice of a given type of interaction for inter-
component communications impose for the com-
ponent model designers to make a choice between
efficiency and portability. There is not any good
trade-off as these two properties are usually not
compatible.
We advocate for another approach that con-
sists in relying on a compilation process that en-
ables to define a component model for program-
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mers and another component model for execution.
A transformation process is responsible for gener-
ating the “executable” assembly from a “source”
assembly. The definition of a component model for
the “source” assembly is out of scope of this paper.
An example of such model is High Level Compo-
nent Model (HLCM) [2].
A consequence of the proposed approach is that
a model for the “executable” is also needed. As this
model is not intended to be used by a programmer,
its main property shall be to support native inter-
component communications. Therefore it shall be
able to support different forms of interactions. This
is the goal of the Low Level Components (L2C)
model.
3.1 Overview of the L2C model
The Low Level Components (L2C) is a model that
we designed to support multiple kinds of interac-
tions between components with runtime overhead
reduced to their minimum. This is achieved by
having a very simple runtime with only three oper-
ations: component creation and destruction, com-
ponent configuration (include connection establish-
ment), and the transfer of the initial control to
at most one component instance in each process.
Once the control has been passed to a component,
no more L2C code is encountered in the execution
path, thus ensuring the absence of L2C related over-
head after deployment.
A L2C component is described by some very
lightweight metadata in the code. It enables it to be
instantiated, destroyed and gives read or write ac-
cess to configurable elements. The read accesses en-
able to retrieve information from the components,
usually in order to configure another instance. The
write accesses enable to configure the component
with user provided data or to configure it with ele-
ments coming from another component for connec-
tion purpose.
For example, the current L2C implementation
supports three kinds of interactions: C++, Corba,
and MPI. C++ local method calls are supported
by copying a pointer from the component providing
the service to the component using the service. On-
going work is applying the same approach to for-
tran interactions. Corba inter-process method
calls are supported by similarly copying Corba
references. MPI communications are supported by
providing a MPI communicator though a point of
interaction representing a communication group.
Adding support for new kinds of interactions does
not require any complex change to the implemen-
tation. It may just need some code to simplify the
handling of the new type of element that should be
configured.
An L2C application can be build by program-
ming, using an API to create and connect compo-
nents. A more suitable alternative for our approach
is to describe an L2C assembly through a dedicated
(XML) file. Such a file contains a complete descrip-
tion of component instances and connections.
Details on the implementation of L2C can be
found at the website http://hlcm.gforge.inria.
fr/l2c:start.
3.2 Discussion
L2C is a very basic component model, that only
differs from other component models by its abil-
ities to define setter and getter operations associ-
ated to interactions points. Hence, it does not limit
the kinds of interactions it supports. This property
was looked after to be able to add other kinds of
primitive interactions without adding runtime over-
head.
As L2C aims to describe a version of applica-
tion specific to a given machine, L2C is not in-
tended to be directly used by a programmer. It
is intended to be used as the output of a compi-
lation/transformation process. In particular, L2C
was designed to be the target model of HLCM [2,
18], a high level component model, though it is not
specific to HLCM.
4 Usability of L2C on a Jacobi
application
In order to evaluate the advantages of L2C for HPC,
we study a classic implementation of a finite differ-
ence based computation of partial differential equa-
tions. Its basic sequential algorithm is represented
in Algorithm 1. As a matter of fact, the function
f used in this algorithm usually displays a high
degree of locality and the value can be computed
by only accessing the spatial neighborhood of the
cell. Additionally, since only the values from the
previous iteration are used, one can greatly reduce
Inria
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Algorithm 1 Sequential finite difference compu-
tation. The computation iterates over time (loop
Line 1) and then over space (loop Line 2). The
value of each cell is computed as a function of the
domain at the previous iteration.
1: for i← 1 to N do
2: forall pos ∈ DOMAIN do
3: domaini[pos]← f(domaini−1, pos)
4: end for
5: end for
memory usage by allocating only two matrices and
reusing them.
In order to take advantage of parallel resources,
this algorithm can be parallelized by adopting a
domain decomposition approach. This is possible
because there are no data dependencies between
the various operations executed in a single iteration
of the external loop (Line 1). In this specific case,
the domain specific code is the function f , so it is
rather easy.
For a shared memory target machine, this can
be done using OpenMP by adding a parallel for
annotation to the loop of Line 2. A finer grain of
control can be attained to better fit to hardware
by explicitly iterating over subdomains and letting
this loop be parallel as illustrated by Algorithm 2.
Algorithm 2 Parallel finite difference computa-
tion. The parallel loop over subdomains (Line 2)
let the workload be distributed over the computing
cores.
1: for i← 1 to N do
2: forall subdomain ∈ sub(DOMAIN) do
3: forall pos ∈ subdomain do
4: domaini[pos]← f(domaini−1, pos)
5: end for
6: end for
7: end for
Memory can be handled in two different ways.
A first approach is to allocate the whole domain
matrix in a single block. In this case, some syn-
chronizations should be used to ensure that all data
have been computed before they are accessed (this
can be done with a barrier at each iteration of the
external loop). A second approach consists in al-
locating the domain matrix in multiple blocks, one
for each thread. In this case, ghost/overlap zones
are welcome: data must be exchanged at the end of
each external iteration to ensure consistency. These
exchanges also enable to synchronize the various
control flows.
The same approach can be used for a distributed
memory machine using MPI but it will require to
explicitly manage communications.
However, in practice, there is a problem to make
scientific applications parallelized. Usually the se-
quential code is implemented by a specialist of the
studied domain. Then, various parallel versions
(OpenMP, MPI, ...) are derived from the sequen-
tial version by various parallel experts depending
of the targeted hardware. However, the sequen-
tial code continues to evolve, either to fix bug or
to add support for additional aspects of the simu-
lation. Porting such modifications to the parallel
versions is usually cumbersome because of the di-
vergence of the codes.
4.1 A first L2C version of the domain
decomposition code
Our goal is to study how to define component as-
semblies of this application for various kinds of ma-
chines – from sequential to various form of parallel
machines – while trying to maximize code reuse and
separation of concerns. All assemblies and com-
ponent presented in this section have been imple-
mented and are evaluated in Section 5.
4.1.1 Base (sequential) component version
Six elements of the application architecture can be
identified:
1. the main application that at some point uses
the domain decomposition algorithm,
2. memory allocation for the matrices,
3. iterations over the time dimension,
4. possibly parallel iterations over the subdo-
mains,
5. iterations over the space dimension,
6. computation of the value at a given position.
Among those, the second and fourth depend on the
parallelization choice. A possible L2C decomposi-
tion of such an application that isolates code linked
to parallelism is presented in Figure 1. All connec-
tions are C++ interfaces.
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Main Driver Core
XPComputer Computer
Figure 1: Application architecture based on three
components. Only the Driver component is spe-
cific to a given parallelization strategy.
Algorithm 3 Algorithm of the (sequential) Driver
component. core is the interaction point using a
C++ Computer interface.
1: mem← allocate(DOMAIN)
2: for i← 1 to N do
3: core.compute(mem,DOMAIN)
4: end for
5: release(mem)
The Core component represents the domain spe-
cific computing kernel, it comprises elements 5 and
6. The Driver component encapsulates the hard-
ware specific part of the application, it comprises
elements 2, 3 and 4. Finally, the Main component
represents the rest of the application, in a real case
it would very likely be made of a set of intercon-
nected component instances.
The interface between the Main and the Driver
component is called XPComputer. It lets the Main
component specify the domain and the number of
iterations required and receive in exchange the re-
sult of the computation. The interface between
the Driver and the Core component is called
Computer. Through it, the Driver component pro-
vides parts of already allocated memory area that
correspond to the (sub-)domain being computed
and the previous one as shown in Algorithm 3. The
core component computes the values of the current
(sub-)domain in function of the previous one.
4.1.2 Shared memory parallelization
The shared memory parallelization of this code
has been implemented by a version of the Driver
component called ThreadDriver that relies on the
POSIX thread library. It is based on a parallel
loop over the subdomains handled by a distinct
thread each. Each thread of computation iterates
over the time dimension and at each iteration it
uses a specific instance of the Core component to
compute the next iteration. At the end of each iter-
ation, a barrier ensures that the whole domain has
been computed. Algorithm 4 describes the pseudo-
code of the ThreadDriver component and the com-
plete architecture of the application for four subdo-
mains/threads is presented in Figure 2.
Algorithm 4 Algorithm of the shared memory
parallel ThreadDriver component. The parallel
loop on Line 2 makes use of a thread for each sub-
domain. The synchronization between threads is
handled by the barrier on Line 6
1: mem← allocate(DOMAIN)
2: for thread← 1 to Nthreads do
3: subdomain ∈ sub(DOMAIN, t)
4: for i← 1 to N do
5: coret.compute(mem, subdomain)
6: barrier()
7: end for
8: end for
9: release(mem)
Core
Thread
Driver
XPComputer Computer
Core
Core Core
Main
Figure 2: Application architecture with four
threads of computation running in parallel for a
shared memory machine. Each instance of the Core
component runs in a distinct thread created by the
ThreadDriver component.
4.1.3 Distributed memory parallelization
The distributed memory parallelization of this
code is implemented by a version of the Driver
component called MpiDriver that uses MPI for
inter-process communication. An instance of this
MpiDriver component run in each process together
with a Core instance.
Algorithm 5 describes MpiDriver component in
pseudo-code. The master MpiDriver component
that gets called by the Main component broad-
casts information it has received and lets each in-
stance computes the subdomain it handles. Each
Inria
A Low Level Component Model enabling Resource Specialization of HPC Applications 9
MpiDriver instance then iterates over the time di-
mension and at each iteration it make use of its
bound Core component. At the end of each it-
eration, overlapping data are exchanged between
the MpiDriver instances responsible of neighboring
subdomains. The architecture of an application for
four subdomains/processes is presented in Figure 3.
Algorithm 5 Algorithm of the distributed mem-
ory MpiDriver component. The memory allocation
is done locally by each process and it includes the
frontiers as shown on Line 3. The data synchroniza-
tions between processes are handled by the MPI ex-
change on Line 6 (typically, this would consists in
2D isend/ireceive groups where D is the number
of dimension of the simulation.
1: mpi.broadcast(DOMAIN)
2: subdomain← sub(DOMAIN,MPI RANK)
3: mem← allocate(subdomain + frontiers)
4: for i← 1 to N do
5: core.compute(mem, subdomain)
6: mpi.exchange(mem, frontiers)
7: end for
8: release(mem)
Main MpiDriver Core
Mpi
Driver
Mpi
Driver
Mpi
Driver
M
PI
Core
Core
Core
Figure 3: Application architecture with four do-
mains/processes running in parallel in distinct
memory space.
4.1.4 Discussion
This section has studied how components can be
used to wrap the typical codes one would find for
parallel domain decomposition of a finite differ-
ence code. By identifying the code that depends
of the parallelization in a Driver component, this
approach makes it possible to reuse the domain spe-
cific code of the Main and Core components in sev-
eral parallel versions. However, while the two ap-
proaches (shared memory and distributed memory)
have been implemented, the question arises in sit-
uations in which one would like to combine both
approaches. In order to use shared memory inside
a node and distributed memory between nodes in
a multicore cluster, one would have to implement
yet another variation of the driver.
As this driver would combine the two approaches
used in ThreadDriver and MpiDriver, one would
like to reuse these codes. However, since these com-
ponents offer an interface distinct from the one they
use, they cannot be combined. The next section
analyses and proposes a more modular architecture
that makes the combination of multiple paralleliza-
tion approaches possible.
4.2 A modular L2C version of the
domain decomposition code
To increase code reuse among the various paral-
lelization approaches, one has to decompose the as-
pects handled by the various Driver components at
a finer grain. From what has been presented in the
previous section, three aspects can be identified:
1. memory allocation;
2. iteration over the time dimension;
3. management of the decomposition, i.e. neigh-
bor interactions.
Separating these three concerns in three distinct
components enables the creation of assemblies com-
bining them in various ways thus increasing code
reuse compared to a more monolithic approach
where each combination requires the development
of a new Driver component.
In the previous approach, the (Thread)Driver
component (or the set of fully interconnected
MpiDriver instances) handled the interactions be-
tween all subdomains. In order to enable the choice
of interaction implementations at a finer grain, in-
cluding multiple distinct implementations in a sin-
gle application, a new approach is proposed. It re-
lies on components supporting interactions between
a pair of domains each. These components offer an
implementation agnostic C++ interface Exchange
that comprises methods to:
1. notify the availability of the data of a given
iteration;
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2. specify where the data from the neighbor is
expected;
3. wait for the data from the neighbor;
4. request authorization to reuse a memory space
exposed via the first method.
With this approach, the iteration over the
time dimension can be implemented independently
of the parallelization. This is the role of the
JacobiCoreNiter component. It exposes a ser-
vice through a C++ interface ComputerNiter very
similar to the Computer interface described in Sec-
tion 4.1.1. Through this interface, a memory space
on which to operate is specified but also a num-
ber of iterations to execute. At each iteration,
ComputerNiter makes a call to the Computer in-
terface to compute the data for the next iteration
and makes exchanges with its neighbors via four
exchange interfaces.
Finally, the memory allocation can be done af-
ter receiving a description of the domain via the
XPComputer interface previously identified, and be-
fore calling the ComputerNiter to compute over
this domain.
4.2.1 Shared memory parallelization
In order to support shared memory parallelism, the
ThreadXp component is responsible for memory al-
location. It also creates multiple threads that op-
erate on the memory space it has allocated.
The interactions between each pair of neighbor-
ing components requires no memory copy, only syn-
chronization. This is what a ThreadConnector
component implements. It exposes four services
Exchange, once for each of the four neighbor com-
ponents in the 2D case. The “receive” operation
shall just wait for the data to be available. It is im-
plemented by waiting for the other neighbors to call
the “send” operation that specifies that the data is
available.
In order to implement the whole application
based on these components, one instance of the
ThreadXp component is created. It executes in
parallel a set of instance of JacobiCoreNiter
component organized in a grid together with the
Cores on which they depend. Then neighbor-
ing JacobiCoreNiter components are connected
through a ThreadConnector. This complete archi-
tecture for four subdomains/threads is presented in
Figure 4.
Cmp
Niter
Cmp
Niter
Cmp
Niter
Cmp
Niter
Main ThreadXp
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Core
PCD
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Core
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PCD
PCD
Figure 4: Application architecture with four
threads running in parallel in a shared mem-
ory space. Only neighboring computational com-
ponents are connected. PCD stands for Posix-
ThreadConnector.
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Figure 5: Application architecture with four pro-
cesses running in parallel in distinct memory
spaces. Only neighboring computational compo-
nents are connected.
4.2.2 Distributed memory parallelization
In the distributed memory case, there are multi-
ple components responsible for memory allocation
that run in a distinct process respectively. The
ThreadXp component with a number of threads to
create set to 1 could be used. However, this would
imply a dependency on the pthread library that
might not be available. A version that does not
support threads at all, simply called Xp has thus
been created.
In this case however, interactions require mem-
ory copy across the process frontiers. This can not
be achieved with a single component instance but
requires two component instances, one in each pro-
cess. The component MpiConnector relies on MPI
to implement this behavior. It exposes a single in-
stance of the Exchange service and relies on a MPI
communicator to interact with the MpiConnector
of the neighboring component. It maps the various
operations of the Exchange interface on the corre-
sponding asynchronous exchange methods of MPI.
The architecture of the whole application
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Figure 6: Application architecture with four processes running in parallel containing four threads each.
based on these component consists in a grid
of processes containing one instance of the Xp,
JacobiCoreNiter and Core components each.
Neighboring JacobiCoreNiter components are
connected by a pair of MpiConnector compo-
nent instances. The architecture for four do-
mains/processes is displayed in Figure 5.
4.2.3 Hierarchic parallelization
No additional component is needed to support a
two level hierarchy infrastructure with MPI used
between nodes of a cluster and shared memory used
within nodes. One ThreadXp instance is used in-
side each process to allocate memory and create
the threads.
Interactions between components depend on
whether two neighboring component share the
same memory space or not. If they do, a
ThreadConnector component is used while if they
do not, a pair of MpiConnector components is used.
It results in the architecture described in Figure 6.
4.3 Single process multiple memory
allocation
Another variation that can be easily implemented
is a version with multiple threads in a single process
but that does not share a single memory allocation.
In this case, the interactions between neighbors re-
quire a data copy but this copy does not require the
use of MPI. A CopyConnector component has been
implemented that exposes the same Exchange in-
terface and it is used similarly as ThreadConnector
except that it makes a call to memcopy to copy the
data. The addition of this simple new component
makes it possible to implement many new varia-
tions and combinations, such as a three level hierar-
chy: multiple processes (interconnected with MPI)
containing several distinct memory allocations but
with several threads attached to each memory al-
location. It can be relevant for clusters with large
NUMA nodes.
4.4 Discussion
This section has shown that introducing compo-
nents in an application can increase code reuse be-
tween various variations of hardware resources. A
first step is to simply wrap code inside components
keeping the legacy architecture. It enables the iden-
tification of the hardware induced variability in a
component and its replacement independently of
the domain specific code. A finer analysis and
adaptation of the application architecture enables
the identification of various aspects of variability
at a finer grain, regarding memory allocation and
interactions between threads of computation. This
further increases reuse and adaptability to specific
hardware resources by enabling multiple combina-
tions of these choices at various levels.
These variations can be described by L2C as-
semblies. However, they become more and more
complex when the amount of points of variation in-
creases as can be seen in the various figures. Each
variation is described by a distinct assembly which
means that a new point of variability may be intro-
duced by a hardware specificity. That is why L2C
assemblies are not intended to be written by a pro-
grammer but should be generated by a compiler.
We can observe that there are a lot of similarity
in these assemblies, both inside each assembly (e.g.
the code running on each process) and between as-
semblies targeted at distinct hardware. Thus, with
a careful design, code reuse and maintenance can
be greatly improve. Let next section quantitatively
evaluates this.
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Table 1: Hardware Resource Architectures
Hardware Architecture Application version
Single node, single core Sequential version
Single node, multi-core Multithreaded version
Multi-node, single core MPI version
Multi-node, multi-core hierarchical version (MPI + multithread)
Table 2: Number of lines for the various versions.
Jacobi Version Number of lines (C++ code)
Non component Driver Connector
Sequential 161 239 388
Multithreaded 338 386 643
MPI 261 285 446
5 Experimental Evaluation
This section evaluates the approach proposed by
this paper. It is based on the implementations of
the Jacobi domain decomposition application men-
tioned in the previous section. Table 1 sums up the
resource architectures used for the experiments: se-
quential, shared memory, distributed memory and
hierarchical architecture. Experiments have been
done on a multi-core based cluster (Griffon) of
Grid’5000 made of 92 nodes, with 4 cores per
CPU, 2 CPUs, 16 GB RAM. Nodes are intercon-
nected with an Infiniband-20G network. MPI en-
abled components are used for the uni-core based
cluster; multi thread based components are used
for multi-core node. For the multi-core based clus-
ter, a two level hierarchical model is provided with
MPI used between nodes and shared memory used
inside the multi-core nodes.
To evaluate the proposed approach, five crite-
ria are studied: code reuse, speedup, performance,
performance overhead, cyclomatic complexity.
The main advantage of our approach is the level
of code reuse made possible: this is our first criteria
of evaluation. Another important aspect in HPC is
the efficiency of the code. This is evaluated by three
criteria: the raw performances of the application,
the speedup when parallelizing and the overhead
due to the component approach in comparison to a
legacy version of the code. Finally, the last criterion
is the cyclomatic complexity of the codes.
5.1 Code Reuse
As shown in Section 4, designing application using
component model increases code reuse. To quantify
code reuse, we firstly count the number of lines of
code in the non-component version of the Jacobi
application. Table 2 presents these results.
Table 3 presents the number of lines for differ-
ent component versions of Jacobi described in Sec-
tion 4. “Driver” stands for the version based on
the wrapping of legacy code in components. “Con-
nector” stands for the advanced version. From the
table, we can see the number of lines for each basic
component. The table also mentions which compo-
nents were reused from the sequential component
assemblies. Let analyze it by assembly kind.
Driver versions As described in Section 4, the
sequential version of the component based applica-
tion is made of three components: Main, SeqDriver
and JacobiCore. The total number of code lines
is 239. The multithreaded version of the compo-
nent based application is also made of three com-
ponents: Main, ThreadDriver and JacobiCore for
a total of 405 lines of code. The MPI version is
still made of three components: Main, MpiDriver
and JacobiCore which accounts for 285 lines of
codes. The total numbers of lines are of the same
order of magnitude than the non component ver-
sion but components enable reuse: The Main and
JacobiCore components are shared between the
three versions. This results in a rate of reuse of
26% between the sequential and multi-threaded
versions and 32% between the sequential and MPI
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Table 3: Detailed SLOC for all components.
Assembly Version Component Name SLOC Reused from
seq. version
Driver & Connector JacobiCore 25 yes
Driver & Connector DataInitializer 68 yes
Driver & Connector Main 105 yes
Driver SeqDriver 109
Driver MpiDriver 155
Driver ThreadDriver 256
Connector XP 71 yes
Connector JacobiCoreNiter 187 yes
Connector ThreadXP 186
Connector ThreadConnector 140
Connector MpiConnector 58
versions.
Connector versions For the second approach,
the sequential version requires the XP and
JacobiCoreNiter components in addition to Main
and JacobiCore. The multithreaded version is
based on the ThreadXP and ThreadConnector com-
ponents, while the MPI version is based on the
XP and MpiConnector components. The hier-
archical version uses the XP, MpiConnector and
ThreadConnector components. Code reuse be-
tween the sequential and multithreaded versions is
31% and it is 87% between the sequential and
MPI versions. The hierarchical version does not
require any new code, just a new component com-
position. The rate of reuse is thus 100% with re-
spect to the multithread and MPI versions.
Components increases reuse of code. Indeed, the
basic component (Jacobi algorithm in JacobiCore
component) is used in all of the component based
applications. If changes are needed to the Jacobi
algorithm, only this component has to be modified.
Separation of concerns into components can help to
quickly and simply create applications.
5.2 Speedup
An important aspect of HPC is the ability to effi-
ciently use hardware resources. This means that
the application performances should scale grace-
fully with the number of computing core available.
Figure 7 displays the speedup and the efficiency
obtained for various version of the Jacobi applica-
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Figure 7: Speedup of the Jacobi HPC application
with a feasible scalability.
tion on various deployment scenarios. The horizon-
tal axis represents different parallelisms with sev-
eral size of the array of Jacobi application. The
threads and processes scenarios are obtained using
one node. For multi-node scenarios, a core per node
is used unless specified: 8x2 means using 8 nodes
and 2 cores per node. The left vertical axis is the
speedup while the right vertical axis is the parallel
efficiency.
The main objective of this experiment is to show
that similar performance than native applications
can be obtain with the L2C component based ver-
sions and that all versions can achieve very good
efficiency but for some situations: when using 8
cores per node — either 8 threads or 8 processes —
the efficiency drops because of a problem of mem-
ory bandwidth. Too many cores access the main
memory. The next section goes further in the de-
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Figure 9: Overhead by percentage of the compo-
nent model based application against native appli-
cation
tails of these experiments.
5.3 Performance overhead
Figure 8 reports results obtained without compo-
nents, with the monolithic driver and with the con-
nector based versions on the configuration than the
previous experiments. However, it shows the dura-
tion (in nano seconds) for the computation of one
cell of the array per core. The results are in accor-
dance with the previous speedup figure. One can
see that memory contention appears when more
than two threads access the same memory. It is
acceptable for 4 cores but not for 8 cores.
Figure 9 display the same experiment results but
normalized with respect to the non component ver-
sion. It shows that the overhead of the component
version is always below 1%. In some cases, the com-
ponent based application is even better than the
native application. However, as it is in the range
of 1.5 %, it does some relevant.
From these experiments, we can conclude that
the Jacobi application can be turns into a compo-
nent one without impacting performance. If choos-
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Figure 10: Jacobi speedup and efficiency for 1 to 8
threads per node.
ing carefully the number of active core per node, the
time to compute a matrix cell can be the same as
the sequential version (considering a large enough
data size).
5.4 Multi-core Performance
To better understand how to tune the application
to maximize performance, some experiments were
conducted with different threads with a one node
and a multi-node scenarios: the expected increase
of the duration to compute a matrix cell when in-
creasing the number of cores inside one node may
be compensated by the increase of parallelism.
Figure 10 presents the result for a cluster with
8 cores per node. 8 threads usually get the best
speedup, while 4 threads is a better choice con-
sidering it is about the speedup and thus a much
higher efficiency.
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Figure 11: Performance of the benchmark Jacobi
HPC application for selected non component and
component applications (strong scalability).
5.5 Strong Scalability
Figure 11 presents the results obtained for native
implementations (threads or MPI) and for some se-
lected component assemblies (Connector version).
The array size is fixed to 22016 × 22016. Under
this strong scaling, the best configuration is usu-
ally achieved with four threads per node. Compo-
nent versions performs similarly than native ver-
sions. For the 256 core experiments, each core han-
dle less than 16 MB of data.
5.6 Cyclomatic Complexity
The cyclomatic complexity is a measurement of the
complexity of a code. It measures the number
of linearly independent paths through the source
code. We computed the cyclomatic complexity us-
ing pmccabe, a standard package to calculate cy-
clomatic complexity.
Table 4 shows the total cyclomatic complexity
of non component and component codes. Compo-
nents reduces the cyclomatic complexity because of
their promotion of separation of concerns. Only the
driver version of component model increases the cy-
clomatic complexity compared with native code. It
is due to the integration of many functions into one
big component.
5.7 Discussion
The proposed L2C model enable to increase code
reuse, to reduce code complexity and to achieve the
Table 4: Cyclomatic complexity of the component
model based codes and native codes
Version No Compo. Driver Connector
Sequential 28 32 8
Threaded 76 41 26
MPI 55 22 13
same performance than non component versions.
However, the component model introduces a new
task to be done: to turn an existing code into a
component based code, in addition of creating the
components, ones needs to describe an assembly for
each specific hardware architecture. As it is very
fastidious and error prone, such assembly descrip-
tion should be automatically generated. This is one
of the purposes of HLCM [2].
6 Application to A Domain
Specific Application
NEMO [19] is an ocean modeling framework which
is composed of ”engines” nested in an ”environ-
ment”. The ”engines” provide numerical solutions
of ocean, sea-ice, tracers and biochemistry equa-
tions and their related physics. The ”environment”
consists of the pre- and post-processing tools, the
interface to the other components of the Earth Sys-
tem, the user interface, the computer dependent
functions and the documentation of the system.
It is written in fortran 90 and parallelized us-
ing MPI with a regular domain decomposition in
latitude/longitude. The governing equations are
solved in finite-difference form upon a tri-polar
’ORCA’ grid to get rid of the north pole singularity.
With respect to our goal, this application is very
similar to the considered Jacobi application. We
are currently applying the experience gained with
it to modify NEMO so as to study auto-tuning on
specific hardware platforms, especially on petascale
super-computers.
7 Conclusion
For the development and adaptability of high per-
formance computing applications on various hard-
ware resources, we proposed and evaluated a low
level component model (L2C) enabling resource
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specialization. L2C supports multiple kinds of in-
teractions between components with runtime over-
head reduced to their minimum. Its evaluations
have been conducted on some typical hardware ar-
chitectures with respect to a well-known bench-
mark Jacobi application. The experimental results
demonstrate that L2C succeeds in implementing
the separation of concern between domain specific
codes and hardware specific codes. It is adaptable
to different specific hardware resources. Moreover
it brings the benefit of code reuse, without degrad-
ing performances.
While L2C makes it possible to describe the ar-
chitecture of a parallel application based on local
method calls, MPI and Corba, it does not sup-
port adaptation to hardware by itself. It has to
be used in conjunction of a more abstract model,
such as HLCM whose role is to generate these hard-
ware specific concrete assemblies. Future work in-
clude developing auto-tuning algorithms for HLCM
to be able to generate well suited L2C assemblies
for Jacobi but also for NEMO for different kinds of
hardware platforms.
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